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ABSTRACT
A general method for the analog simulation of an n order digital
discrete compensator in a sampled-data servo system is presented,, The
method employs operational amplifiers such as are found in ordinary
laboratory analog computers 5 and relay sampling switches driven by a low
frequency function generator.
The method is discussed in relation to the trend to the use of dig-
ital devices in control systems and its theoretical development in the
algebra of the z-transformation is sketched . The validity of the method
was proved by comparing calculated with simulated responses $ showing the
accuracy of the simulated system to be no less than that of the computer
itself
e
The usefulness of the simulated discrete compensator is shown in a
general investigation of step responses for various z-plane root loca-
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Coefficients of the numerator of dis-
crete compensator




C(t)J , C(s) ? C(z) Output signal
c^(nT)
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c-j^ j_(n - l)TJ, ... Output time sequence
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G(s) 5 G(z) Transfer function of plant
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s
Gjj(z) Transfer function of zero-order hold
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The introduction of digital computers into control systems has led
to the use of combinations of digital and analog devices within the same
system,, One interesting aspect of this use of digital devices is that
of the analog simulation study. How does one go about simulating a dig-
ital computer, and all the attendant coding and decoding devices neces-
sary for its use in the control loop, with the analog computer? This is
a question that the preliminary designer faces when budgetary or equip-
ment limitations preclude the use of digital components directly.
It is usually necessary to treat digital-analog systems within the
context of sampled-data theory (l, 2, 3).* In this context 9 digital
devices are not too difficult to simulate. A digital computation <> such
as multiplication or addition, or combinations of these in equations 9
can be programmed almost as easily in the analog computer as in the dig-
ital. Digital conversion devices such as shaft encoders 9 diode matrices,
Shannon-Rack decoders, etc., can be simulated with unity transfer func-
tions. These simulations are simple provided the digital computation
time is short compared with the interval between samplings.
The simulation of the digital discrete compensator by analog tech-
niques is not so simple, however. The discrete compensator gets its name
from the fact that it operates on the signal only at each sampling in-
stant. It has a z-transform which is a ratio of n^ order polynomials in
z. Its effect is similar to that of a filter compensation in the continu=
^-Numbers in parentheses, e.g., (l, 2, 3), refer to references in the
Bibliography.

0113 system. The difficulty in analog simulation lies in the fact that
the digital realization of this discrete compensator involves storage of
signals
,
that is, time delay, for periods of from one to n sampling
periods. Such storage, while elementary in the digital computer, can be
achieved only indirectly in the analog computer.
It is the purpose of this paper to present a simple technique for
the direct analog simulation of a discrete compensator in a physical
system and to suggest possible extensions of the technique. The paper
is divided into three parts: (l) The theoretical and practical back-
ground 5 wherein the detailed motivation for the technique is developed^
(2) A description of the general analog simulation! and, (3) A discus-
sion of the results of two investigations designed to test the validity
and usefulness of the technique.
The directness and simplicity of the technique are its major ad-
vantages o It can be used with the simplest of computers for a wide
variety of laboratory or classroom problems. Changes in sampling rate^
compensator coefficients, or plant constants are effected by simply
changing potentiometer settings.
The development of this technique was a direct outgrowth of a
project involving the development of a digital comparator for use in a
simple servo loop, and subsequent digital discrete error signal compensa-
tion of a two-phase servo motor. Analog simulation of the discrete
compensator became necessary when budget limitations permitted the dig-
ital mechanization of the comparator, but not that of the compensator.

,PTER II
THEORST IG A L DEVELOPMENT
2^,1 System Motivation.
A typical sampled-data system might have the configuration shown in
Fig. 1. The devices shown in the blocks in Fig. 1 are typical components
that might be encountered in practice. Because of their one to one equi-
valence the encoders can be represented by sample switches , the decoder
can be represented by a zero-order hold circuit, and the comparator by an
error summer. The block diagram then reduces to that of Fig. 2(a)
The location of the sampler switches can be moved across the summer
and around the digital compensator, since the digital compensator only
receives and operates on error signals at the sampling instants. The
system diagram then becomes that of Fig. 2(b).
This is the classic discrete compensator circuit described in the
literature. In arriving at it, the following assumptions are made?
(1) All encoders are interrogated at the same time, and
their difference, the output of the error summer, is the er-
ror that exists at t = nT (where T = the sampling or inter-
rogation period.)
(2) That the interrogation, or read out, time (corre-
sponding to sample pulse width "T ) is short compared to T.
This permits analysis on an impulse basis. It might be
pointed out that this is generally valid, since interroga-
tion time will usually be of the order of a few microseconds,
whereas T will most likely be longer than a millisecond.
Interrogation time might be longer if the encoder's output
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FIGURE 2. SIMPLIFIED COMPENSATED SAMPLED-DATA SYSTEM

(3) ' bation time in the comparator and discrete com-
t compared with T. This coi ]
if less recent digital logic modules are used, but for most
modern equipment it is not.
It would be possible, of course, to introduce the compensation
between the hold circuit and the plant. This would be very close to
continuous compensation. However, the output of the hold circuit is
quantized, and if the assumption is made that the digital computer must
be time shared (often one of the justifications for a sampled-data sys-
tem), the analysis of the continuous compensation gets quite difficult
and its generality is reduced. In addition, it is often true that the
plant is airborne and the computer on the ground with a digital com-
munication link between them (another justification for the sampled-data
system). In this case it might be necessary to eliminate all excessive
airborne components, thus the desirability of having the compensation on
the ground, in the computer.
2 .2 Theory of Discrete Compensator Realization.
In general, the digital discrete compensator can be represented by?
an + aiz""1 + apz"2 + ... + ana
~n
D(z) = — 1 l
—
D—







b + / bkz
"k
k-1
The only restriction on the generality of this statement is that
bQ s 0.*-
*Tou, J. T.j Digital and Sampled-Data Control Systems, McGraw-Hill Book
Co. j New York, 19h9 , pp U32-3.
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D (z) = a f a 1z" + a 2z~ + ... + a zm
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The z-transform of the output sequence is C]_(z) and the n pulse
in the time domain is c^(nT). Each time delay is T seconds. Tracing
the signal through the block diagram we see that
Cl (nT) = r(nT) - blCl [(n-l)T] - b2Cl [(n-2)T] - ...
r(nT) - Cl (nT) t b1c1 [(n-l)l] + b^ [(n-2)Tj + ...
*Ragazzini, J. R., and Franklin, G. F. j Sampled-Data Control Systems,,
McGraw-Hill Book Co., New York, 19U8, pp 76-7.















The total output C(z) is now obtained by operating on C-,(z) by Dp(z)o
c-,(nT) is the present output sample and it should be operated on by Sq.
Similarly, c-^ (n-l)T should be operated on by a-, . This operation on
successively earlier signals is the significance of z~m in the D„(z)
terms. If these operations are then summed we have the desired D(z).
This is accomplished by the arrangement in Fig. h.
This is one of many configurations possible to realize discrete
compensation.* It has the advantage of requiring a minimum number of
delay elements, and for this reason was used in this investigation.
Such a compensator could be programmed reasonably into a digital
computer, and because of the possibility of storage between sampling
periods, a general purpose computer could readily be time shared to
handle this and other problems.
The design engineer would now desire to know how a given compensa-
tion of this sort would affect his system. Analytically, this could be
obtained by taking the modified z-transform
R(z) D(z) G^ (z,m)
C(z,m)
1 + D(z) GhG (z,m)
of the system
Q CO

















where GTG"(z) and G, G(z,m) are the z and modified-z transforms , respec-
tively, of the zero order hold circuit and plant in series.
If D(z) is of high order, this analysis becomes quite laborious.
If a digital computer is available for analysis, it might still be in-
convenient to vary the program for experimental changes in the a, and
b. of D(z). An analog computer simulation immediately suggests itself.
The chief problem involved in setting up an analog simulation is,
of course, realizing D(z). Several methods have been described in the
literature. Sklansky converts D(z) into an equivalent R-C network in
the s-doniain (£). This method has the disadvantage of an extremely
laborious conversion of z rplane coefficients (the a. and b
.
) into work-
ing coefficients in the s-plane.
The difficulty in reproducing a direct analog of D(z) lies in de-
veloping a storage and delay circuit. Bigelow achieved this by using
operational amplifiers with sequencing switches, and later, dekatron
tubes (6, 7). Dye accomplished this delay by magnetic amplifiers (8).
These methods all have the disadvantage of requiring extensive and
sophisticated equipment.
2.3 Ana lysis of Delay Circuit.
The delay circuit used in this development was obtained from the
following circuit:
























(z _ 1)2 z . 1
then
'
!2 (z) = 1/(2-1) a 1 m __1
e
±
1 + 1 / (z - 1) (z - 1) 4- 1 z
or o e. s e.z? 1
which means that the output voltage is the same as the inpui
,
but delayed
by T seconds „ This is true provided the output is sampled^ for the above
is true only at the sampling instants. A graphical explanation of the
above phenomenum is contained in Appendix I.
This delay circuit is simple to set up on any analog computer
j
requires no expensive or even unusual equipment; and is adaptable $ since





GENERAL SIMULATION OF A SECOND ORDER SYSTEM
, 7 shows an analog simulation of the system of Fig. 2(b) that
is valid for any order D(z) where
D(z) =
and G(s)
s ( s f cA )
with sampling frequency = l/T.
This is an exact analog of the digital discrete compensation of
Fig. !u There is no explicit storage device in the analog simulation,,
Since analog information is available instantaneously ^ this is unneces-
sary o However, because this analog information is available at all




exists the requirement that the output of the compensator be sampled $
and that all samplers be in synchronism. This latter requirement is
easily met by using the same triggering source for the samplers,,
In practice this configuration would be raoiified considerably,,
since
s
in general 9 the plant would be more complex than second order
and the D(z) coefficients would have positive or negative signs. Sign










The analog computer used was a Donner Model 3000. Tito sampler and
hold circuits 9 each containing a relay sampler triggered by a low fre-
quency function generator and a Philbrick USA-3 operational amplifier
were used, A more detailed description of these is contained in
Appendix II,
It .2 Investigation of z-plane Root Locations.
To evaluate the validity and usefulness of the technique 9 a simple
system was postulated and various first order compensations were applied
to it. This permitted a relatively simple analytical check of the ac-
curacy of the system,
A plant with the Laplace transform
G(s) = —~—
s (s + l)
was set up. A sampling period (T) of one second was chosen 5 and K - l o
was the initial gain.
1 e"
Tj
With Gh (s) = =-^—
, s (1 - e )
then GhG(s) - - ~-
s
2 (s +- 1)
— 0.368 (z + 0,718)
and GhG(z) " (z - 1) (z~- 0.168)
The closed loop roots for this system with no compensation (sampled error)
were found on the z-plane root locus diagram in Fig, 8. If the pole at
z " 0.368 is cancelled by a zero of the compensator 9 and another pole is





system gain,, it is possible to produce two closed loop roots anywhere in
the z-plane. This was done for most of the stable region of the z-plane
with results discussed below.
Table I and Fig. 9 show the compensated root locations for the var-
ious compensations investigated. The system has, for a first order com-
pensator using pole cancellation, the open loop transfer functions
D(z)GhG(z) (z _ fe) (z _ Qi368) (z _ .±)
The roots are enumerated and identified by b and K' in Table I and
located in the z-plane in Fig. 9. Note that each complex root in Fig. 9
has a complementary root in the negative imaginary region,, Step re-
sponses for all root locations are contained in Figs. 10 - 18 „ The
responses for root locations 1, 2, 18, and 20 were compared against
analytically computed curves with results that corresponded with an
error of %% or less. It is felt that this is, in general, sufficient
accuracy for the design engineer doing preliminary work, and it is all
that can be expected from the computer without chopper stabilized ampli-
fiers and temperature stabilized components. In any event, these com-
parisons with the relatively laboriously calculated curves are sufficient
justification for the approach, since they show that a good, quick solu-
tion of the digitally compensated plant response can be obtained for all
time, not just the sampling instants, by analog simulation.
Compensating in the z-plane doesn't offer as many guide lines as does
compensating in the s-plane. Among other things, constant V lines, which
map into the z-plane as logarithmic spirals, lose their meaning there due
to intersampling effects. Jury, in discussing design parameters, takes
as one such parameter the maximum peak overshoot, 1L., and draws curves
16

for this in the z-plane.* The investigation confirmed Jury's curves and
Ln Lcated that Mq might be the best simple parameter for compensation
„
Tnese curves are extended in Fig. 19 for most of the z -plane.
It can be seen in Table I that there is a reasonable correlation
between expected transient frequency and that observed,, although this
fact is of questionable usefulness as a design parameter. Nothing could
be deduced from the response data that served to link root location and
settling time. In general the step response becomes more heavily damped
as the roots move toward the positive real axis (0 - z - 1.0).
Some interesting responses are produced by roots on the real axis.
The presence of a negative real root causes ripple even where tnere is a
definite positive real root (root location #6). This is true, as well,
in those cases where the residue of the negative real root vanishes, e.g.,
the case of cancellation compensation (//s 7, 8, 9). This ripple can even
cause overshoot and give the impression of underdamping ( /9, 10).
Root #11 was placed at the stability limit, and produced the expected
erratic phenomena with the system nonlinearities taking charge. Among
these phenomena was the marked undershoot following the first overshoot.
This was also noted for the complex roots located in the vicinity of
z - - 1.0 (#s 3ii-36, 39-140 Roots in the remote stable portions of the
second quadrant near the unit circle display stable characteristics, but
have far greater overshoots and undershoots than do comparable root loca-
tions for continuous systems.
Roots jhx^> consist of a stable positive real root and an unstable
negative real root. The resulting limit cycle demonstrates this










an A e 'System,
i j
'
e defined herein to be a s
itself to produce bter response as certain extern:] lit:
change than the same system would without the adaptive feature. In
order to utilize a digital computer to effect changes
adapi ive, programming in advance would probably hive to be employed.
an example of this use of the digital computer
s
consider the f
lowing systems Assume that it is known that the time constant of the
plant would change during operation due to environmental changes
s
such
are encountered by an aircraft or missile operating under varying veloci-
ties., densities,, and temperatures, and that these changes occur between
well defined limits. These changes can be measured externally to the
control loop. Assume that the amount of change of the time constant is
a definable function of the measured parameters
s
and its formulation can
be programmed into a computer. Once formulated, the time constant change
is then applied to the digital compensator to effect either compensator
pole or zero shifts or both to compensate for the system pole and zero
shift.
To investigate a system of this type it '/as assumed that the sysr
was compensated by a first order compensator, D(z), where
U+ aio)
D ( z ) = ______
(z + blc )
arc ' this compensation was satisfactory.
)

1 , s the • r function
s (s + )
se of the plant time constant., oc
3
is varied an amount £ A
This change manifests itself in the z-transform by:
(1) a new pole position
(2) a new zero position
e
_(a± AoC)T








(3) a new z-plane gain
The designer has at his disposal a-i and b-, to re-compensate for the
changed conditions „ If some formula of the form either
a l " f ^ a 10 5 b13> )
or b1 - g(a 103 b10 , .: v )
or both
s
can be determined that will satisfactorily compensate the
changed system^ this formulation could be readily programmed into the
digital computer. This can be called pole and zero migration,,
In the investigation^ an empirical approach to obtain such formulas
was used The system with initial compensation was set up on the com-
puter and was varied an amount :Vi. Py trial and error 9 compensator
pole or zero migrations were introduced and the step response observed
„
The criterion for success was the minimum deviation of the step response
19

from the or pensated response in overshoot and rise
For the system investigated:
K = loOO (K« - 0,36°-)
* = 1.00
a 10 - -0.368
b10 = -0.100
This was the compensated system with root location '/3 S described in the
previous section. Rise time was satisfactory with Mp = 18$.
Zero Migration Qnly._




a 10 + Oo7 v v ^
Pole Migration Only.
Satisfactory response was demonstrated for -O.U - - 0.0 vriien
b
x
= (b10 - A >c
)
These responses are displayed in Figs. 20 and 21.
Although a system could be envisioned with the transfer function
G( S ) = _5 _
s(s 4- OL) (1)





G ( s ) - / , -^ = _™^-_
S (1/oc s f 1) s (s r <-)
where K is the real gain of the system. K in (1) above is now a func-
tion of the plant time constant. For example , if °i were decreased 5 the
system would tend to become more oscillatory 3 but simultaneously^ the
20

<-K_, se time ".crease,
nvesti ga \ 9 rise bj
; for r
sator alor rase this compensator c 0] ~he
error signal until T seconds after the step is applied. Rise time is
largely determined by the slope of the initial rise and this in turn is
determined by the system gain, 2CKp. If T were very much shorter than
rise time this kind of compensation would be possible 9 but then the
sampled-data system would approach being a continuous system
However 9 if the gain of the system is multiplied by the new time
constant ^ 1/ X-, 3 where X » .X. i ZNOd 9 as the system changes 9 then
the open loop plant, transfer becomes
G(s) = (1/ d) ^- P
s(s + X
n )
.7 ich is the original system investigated with K = Kp - constant,, This
programming of the gain can be mechanized easily 5 utilizing the same in-
formation source from which Z\<X was obtained.
It should te noted that responses obtained for pole or zero migra-
I ions are satisfactory for a limited range of zi'VX. More elaborate
re-compensation by formula by combinations of pole and zero migration




sot location K« M
P 1
1 , j'OL .363 .1*3 .135
2 ,6^0
. .73 .132
3 .100 .368 .18
h -.100 .363 .oU —
5 -.300 .06° — —
6 -.500 9 ^ «* —
7 -.71° .3 — .500
8 -.718 .600 — .5oo
9 -.718 . 800 .07 .5oc
10 -.71° 1.00 ,30 .5oo
11 -.7! r 2.00 1.1*0 .U5h
12 .36? .600 .69 .171*
13 .100 .600 .hi .193
lh ™.10n . 6oo ,2lj .200
15 -.300 .07 —
16 .36°' .800 .85 .i~;
17 .100 B gQQ .59 .217
18 -.100 .800 .I|2 .233
19 -.300 ^QQ .2lt .263
20 -.500 .800 .Hi —
21 .100 1.00 .76 .235
22 -.100 1 . ^0 .2%
23 j >00 .hh .263








































« J i* -
.600 1.20 .55 .^00
,6^0 1.20 .53 .1*17
,100 l
.




.500 i.5o , ; .31*9
.60C i.5o .91 .370
i. . .395
. 700 j.. .39
= 300 1.80 ] .25 5*31
.500 1.30 1 .20 . IOi|
.600 1.80 1 .17
.650 i.e 1 .17 .1*13
. 1.30 1 .16 .'*27
,5oo 2, )i 1 .1*2
.
2.C 1 •3o .1 .
.650 2.00 1 .Uo .al3
.
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FIGURE 10. STEP RESPONSES ROOTS 1-5

FIGURE 11. STEP RESPONSES R - 10
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FIGURE 13. STEP RESPONSES ROOTS 16 - 20
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FIGURE 17. STEP RESPONSES DOOTS 36 - 1:0
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A<X- 4-0.2 Re-comnensated Original Compensation




FIGURE 20. ZERO MIGRATION RESPONSES
« - • %-«!«-
^<X" 0.0 No Re-compensation
^o<« - 0.2 Re-compensated Original Compensation
- - 0.6 Re-compensated Original Compensation
3$

- 0.2 Re-comoensated Original Compensation




?I0UK5 21. POLE MIGRATION RESPONSES
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;valid Lne il tion of a disc >n-
sat led-data system such as might be encountered when a dig-
ital computer is introduced into the servo loo <, Other investigations
of interest were the exploration of responses for various root locations
in the z-plane, and a brief study of a simple adaptive system utilizing
the discrete compensator. The conclusions may be summarized as follows t
(1) It is completely feasible to build an analog simulation of a
discrete compensator of any order u 4 li ^ : nary laboratory com-
ponents
,
the order of the compensator being subject to the size of the
computer available „ The limits in accuracy are commensurate with those
of the computer , and, in any case, are satisfactory for preliminary de-
sign work , averaging less than $% in this inv iti< If 1 e digital
computer being simulated has appreciable computation time, this can be
simulated by using a diode bridge sampling switch triggered by a puis
Layed by the computation time.
(2) The simplicity of investigation of a wide variety of z~]
roots without the labor of modified z-transform calculations suggests an
unlimited usefulness for the technique in practical and theoretical in-
vestigations into optimum compensation, intersampling ripple, self-
adaption, etc.
(3) If the compensated system time constant changes due to external
causes, and this change is known to be within certain limits and calcu-




by its zeroes. If thf Lated were a
,
then as
the motor's time constant changed, so would the apparent gain. ]
tern coul.i be re-compensated by the same formula mentioned above if the
gain were programmed to remain constant as the time constant changed.
The investigation of the adaptive system was quite limited^ and the






The circuit of Fig. 6 can be considered to fmiction in the follow-
ing manners Suppose there is a variable input, signal such as shown in
Fig. 22, Since at zero time there is no feedback signal^ the error is
the same as the input and the integrator starts integrating at the rate
controlled by the error voltage (supplied by the sampler at t - 0) 9 such
that,, assuming a linear integrator 5 at T seconds the integrator output is
T x (Error Voltage) x l/T = Error Voltage
The feedback serves to progressively eliminate the error voltage. This
can be seen at time t = T, where the sampled input voltage is the same
as it was at t = $ the feedback voltage is also the same magnitude but
negative
s
and the error voltage goes to zero. The integrator holds its
voltage with no error signal, and commences to integrate again at t - 2T 5
when it receives a new error signal. The integrator output sampled is






ir Scientific Co. Model 3000 electronic analog computer is
a semi-portable 5 ten amplifier, unstabilized, relatively i
. Lve
computer which is generally used for el jry classroom and laboratory
work. The computer has reasonably good characteristics for its si%e and
cost. Each operational amplifier is a stable, high gain D.C. circuit,,
with a pentode driving a cathode follower. Average gain is better than
10,000, Input impedance is that of an open grid pentode, and output
impedance is less than one ohm. Long term drift is - limv/hr. Output
range is =100 to flOO volts, with load currents up to £ma.
The Donner amplifiers were not satisfactory for use in th<
and hold circuits, however, apparently due to excessive loadi
this purpose the chopper stabilized Philbrick Model USA - 3 was used.
Plotters
.
All responses were recorded initially on the F, L„ Moseley Co
P0GRAF Model 23 X-Y plotter running in the time sweep mode. This
>rder permits measurements accurate to 1 part in 1,000.
The responses contained in this report were recorded on the Clevite
Go, BRUSH dual channel recorder and amplifier Model RD5621,
Sampler and Zero-order Hold Circuit,
Figs. 23(a) and (b) contain the circuit diagrams of the sampler and






























5 conf3 will ,
The sampler and hold circuit is described in Appendix II, In
order to account for the sign of a and b 3 the sign changing ampli1 1
fier '/£ is either in or out of the circuit according to the following
tables












































in proper channel if a^ (3)(U) \/ ' (k)

































FIGURE 2U. ANALOG COMPUTER CONFIGURATION USED IN INVESTIGATION
uu
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